Power density and power consumption of microprocessors where Esw,,9 is the average energy per switching.
has become a significant concern during the recent years.
In this paper we present the utilization of DCVSPG logic
Modern microprocessors consume around 160W today and family for subthreshold operation and demonstrate its advanthis value is expected to rise and saturate according to the tages over static CMOS. ITRS 2004 report [1] . Power density is a more important
The organization of the paper is as follows: Section II briefly concern for high performance microprocessor design because describes the operation of MOS transistor in subthreshold of the large number of transistors on a single die and the region. The DCVSPG logic family is reviewed in Section III. increasing clock frequencies. The power density limit of a Two logic families are compared using basic gates in Section processor is set by the thermal design of the system and IV and using a full adder cell in Section V. The work is the reliability of operation under high temperature conditions. concluded in Section VI. Power consumption is equally important for mobile systems where the long battery life is desirable. The situation is even worse for subthreshold operation. transistors. The smaller sized PMOS network reduces the To achieve the greatest noise margin possible, the PMOS internal capacitances, and hence improves the performance transistors should be sized 13 times larger than the NMOS and reduces the power consumption. Moreover, the availability transistors (Fig. 2) . This increase in the transistor size adds of differential signals increase the noise margin and provides extra capacitance and because the current available during more reliable operation.
II. SUBTHRESHOLD MOS OPERATION
subthreshold operation is limited, the extra capacitances due The DCVSPG logic family replaces the NMOS logic tree of to the larger sizing of the PMOS transistors severely limit the the DCVS by an NMOS pass-gate logic tree [7] . Using a pass-performance of the gates. gate logic tree solves the floating node problem that exists in
The influence of the PMOS transistor sizes in CMOS other DCVS family of circuits and results in DCVSPG being NAND2 and NOR2 gates on the maximum operation frenon-ratioed logic. By eliminating the floating node problem the quency and EDP is shown in Fig. 3 . For both gates minimum power consumption of DCVSPG cells is reduced with respect EDP occurs at the ratio Wv 4. The improvement in the to DCVS [8] . Two basic DCVSPG logic gates are shown in EDP metric comes from the fact that the maximum operation Fig. 1 . Another beneficial feature of DCVSPG is that when frequency increases. On the other hand, with increasing PMOS synthesizing some logic functions, the sources of some NMOS transistor sizes the energy per switching also increases. It transistors are connected to rails, reducing the load on the should also be noted that the noise margin for small EDP previous stages. levels is quite low because of the small size of the PMOS transistors. IV. SUBTHRESHOLD LOGIC COMPARISON For DCVSPG, the noise margin is basically doubled when The CMOS implementation of a basic logic function re-compared to static CMOS due to the availability of differential quires an equal number of PMOS and NMOS transistors, and signals. Because of the increased noise margin, the PMOS for k inputs, the number of transistors used is 2k. In DCVSPG load transistors can be made smaller. Another advantage the maximum total number of NMOS transistors is 2k+1 -4 of DCVSPG family is that it uses only 2 parallel PMOS and the number of PMOS transistors, which are acting as transistors for any logic function with arbitrary number of load devices, is 2. For DCVSPG the NMOS stack depth is inputs, thus decreasing the influence of lower hole mobility k -1 and PMOS stack depth is always 1, while in the CMOS on the circuit operation explained previously. For DCVSPG implementation, both stack depths can be as high as k for the gates the minimum EDP is obtained for the minimum PMOS worst case. size (Fig. 4) , and the improvement in the maximum operation When operating CMOS logic in subthreshold mode, the frequency by increasing the PMOS size is not as much as PMOS pull-up network is the main bottleneck for achieving in the CMOS case. Hence, if the DCVSPG gates are used, better performance. In the smaller feature-sized technologies, minimum sized transistors can be used to achieve the best (b) OR2/NOR2 Fig. 3 . Maximum operating frequency and EDP for basic CMOS gates in Fig. 4 563-573, 1997. In this paper the advantages of employing DCVSPG logic family for subthreshold operation has been presented. Due to the single PMOS stack depth, positive feedback and reduced NMOS stack depth, DCVSPG performs better than CMOS in terms of energy per switching and EDP, and achieves comparable operation speed. It has been shown through simulations that the EDP savings using DCVSPG gates can be as much
